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 
Abstract— Voltage Scaling in CMOS circuits will reduce the 
threshold voltage, however there is an increase in the sub 
threshold leakage current and hence static power dissipation. 
This increase in leakage power dissipation is a concern in VLSI 
design even for the most recent CMOS feature sizes. To reduce 
this power dissipation an approach called sleepy keeper is used 
for CMOS circuits. This approach uses two additional 
transistors along with the traditional sleep transistors. These 
additional transistors help to save a logic state during the sleep 
mode. 
 
Index Terms— Subthreshold leakage power, Static power, 
Dynamic Power, Propagation delay, Sleep transistors. 
 
I. INTRODUCTION 
  A major concern in CMOS circuit design is the power 
consumption. Power consumed by a CMOS circuit consists of 
dynamic and static components. Dynamic power is the power 
consumed by the circuit when transistors are switching, 
whereas static power is the power consumed by the circuit 
irrespective of transistor switching.  
Earlier dynamic power consumption was a single major 
concern for low power VLSI circuit designers as it accounted 
for 90% or more of the total circuit power. Hence scaling 
techniques such as voltage and frequency scaling focused 
only on dynamic power reduction. 
However, as the feature size reduces to 65nm, 45 nm and 
less, static power has become a major challenge for current 
and future technologies. According to the International 
Technology Roadmap for Semiconductors (ITRS), the 
subthreshold leakage power dissipation of a chip may exceed 
dynamic power dissipation at the 65nm feature size. To 
address this static power dissipation problem, many 
researchers in the past and present have proposed different 
ideas from the device level to the architectural level and 
above [1,2]. These techniques include sleep, zigzag, stack and 
sleepy stack for leakage power reduction. Each approach has 
its own advantage and disadvantage in reducing leakage 
power.  
In this paper, an approach called sleepy keeper is used for 
reducing leakage power. In this approach, static power, 
dynamic power and leakage power is reduced when compared 
to other approaches. Power delay product is also less when 
compared with all the other approaches [3]. Tanner EDA tool 
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has been used for designing the circuits and for calculating the 
static power, dynamic power, and delay for all the 
approaches. 
II. LEAKAGE POWER REDUCTION APPROACHES 
A. Sleep Approach 
In the sleep approach, transistors gating VDD and VSS are 
added to the base case. The power supply will be cut-off for 
these added transistors when in sleep mode. Each added 
transistor is called as a sleep transistor and takes the width of 
the largest transistor in the base case. As shown in Fig. 1 a 
PMOS sleep transistor is placed between VDD and the pull-up 
network, and an NMOS sleep transistor is placed between VSS 
and the pull-down network. The sleep transistors are driven 
by Sleep (S) and Sleep‟(S  ) signals.  
    
       Fig. 1.  Sleep Approach 
The two sleep transistors will disconnect the circuit from 
VDD and VSS when the logic circuit is in sleep mode. This 
technique can reduce the leakage power effectively, by 
removing power to the circuit during sleep mode. However, 
after sleep mode the output of the circuit will be floating and 
there is destruction in the output state because of the wake-up 
delay of sleep transistors [4]. 
B. Zig-Zag Approach 
To remove the floating state of the circuit by reducing the 
wake-up delay of sleep transistors, the zigzag technique has 
been introduced as shown in Fig.2. This technique reduces the 
wake-up delay by choosing a particular output state for the 
circuit and then turning off the pull-down circuit for each gate 
whose output is high and turning off the pull-up circuit for 
each gate whose output is low. If the chosen output is „1‟, then 
a pull-down sleep transistor is added and if the chosen output 
is „0‟, then a pull-up sleep transistor is added. Prior going to 
Efficient reduction of leakage power in low power 
VLSI circuits using Sleepy Keeper Approach 
Monisha.S, Priya.M, A. Upendra Raju, Uma.V 
 
Efficient reduction of leakage power in low power VLSI circuits using Sleepy Keeper Approach 
                                                                              
                                                                                              63                                                                     www.ijeas.org 
 
chip fabrication, by choosing a particular input pattern the 
zigzag technique can prevent floating of the output.  
 
Fig. 2.  Zig-Zag Approach 
Zigzag technique retains the prior chosen state but any other 
arbitrary state appears during regular operation will be lost 
during power down mode of the circuit. Also this approach 
needs an extra circuitry for generating a specific input pattern 
[4].  
C. Stack Approach 
In stack approach, every transistor is duplicated with two 
transistors of original type bearing half the width of original 
transistor as shown in Fig.3. These duplicated transistors 
cause a reverse bias between the gate and the source when 
both of them are in cut-off. Due to this, a substantial reduction 
in sub-threshold current, as it depends exponentially on the 
gate bias. 
            
 
Fig. 3.  Stack Approach 
In this approach, all transistors are placed in-between two 
parallel rows of VDD and VSS, hence increase in number of 
transistors and decrease in transistor width which will in turn 
increases the delay significantly and could limit the usefulness 
of the approach [4].  
D. Sleepy Stack Approach 
 This approach is a combination of the stack and sleep 
approaches by dividing every transistor into two transistors of 
half width and placing a sleep transistor in parallel with one of 
the divided transistor, as shown in Fig.4  
 
Fig. 4.  Sleepy Stack Approach 
The stacked transistors will suppress the leakage current 
while saving a state. Each sleep transistor placed in parallel to 
the stacked transistors, reduces resistance of the path, so that 
delay is reduced during the active state. However, area 
occupied by this approach is more because every transistor is 
replaced by three similar transistors. 
To summarize, sleep approach is capable of reducing 
leakage power but suffers from destruction of state and 
floating output voltage. The destruction of state is eliminated 
in the zigzag approach but still floating output voltage 
problem exists. The stack approach suffers from increased 
delay and the sleepy stack approach consumes more area. 
Hence an approach called sleepy keeper approach is used to 
overcome some of these disadvantages. 
III. SLEEPY KEEPER APPROACH 
 
The structure of the sleepy keeper approach is as shown in 
Fig.5. This approach has the advantage of ultra-low leakage 
power, capability of state-saving, occupies less area and faster 
than the sleepy stack approach. The design of NAND gate 
using sleepy keeper approach is shown in Fig.5. For the sleep, 
zigzag and sleepy, dual threshold voltage (Vth) technology 
can be applied to obtain greater leakage power reduction. 
Since high-Vth results in less leakage but lowers the 
performance, high- Vth is applied only to leakage reduction 
transistors, which are sleep transistors, and any transistors in 
parallel to the sleep transistors; on the other hand, low-Vth is 
applied to the remaining transistors to maintain logic 
performance [4]. 
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Fig. 5.  Sleepy Keeper Approach 
 
IV. RESULTS AND DISCUSSIONS 
 
A.  Results 
In order to compare the results of the sleepy keeper approach 
with other leakage power reduction approaches like, stack, 
sleep, zigzag, and sleepy stack approaches simulations are 
carried out considering NAND gate as a base case.  
 
 
Table 1: Results for NAND gate (1.25 µm) 










Sleep approach 1.17E-06 2.39E-09 1.95E-12 1.27E-03 1.27E-03 3.02E-12 
Stack approach 7.76E-07 2.81E-09 5.15E-12 9.20E-04 9.20E-04 2.59E-12 
Zigzag 
approach 
9.72E-07 2.28E-09 1.55E-12 1.04E-03 1.04E-03 2.37E-12 
Sleepy stack 
approach 
1.17E-06 2.73E-09 6.25E-12 9.75E-04 9.75E-04 2.66E-12 
Sleepy keeper 
approach 
6.80E-07 2.65E-09 3.75E-13 7.30E-04 7.30E-04 1.93E-12 
 
Table 2. Results for NAND gate (65nm) 
 
 
Table 3. Results for NAND gate (45nm) 
 
B. Discussions 
Data in Tables 1 to 3 are represented graphically in the 
following. The sleepy keeper approach consumes less area 
when compared to other approaches. As the feature size of the 
transistor scales down the area consumed reduces as shown in 
Fig.6 & Fig.7, which increases the component density in 
VLSI circuits.   
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Fig. 6.  Area of NAND gate (1.25m) 
 
Fig. 7.  Area of NAND gate (65nm & 45nm) 
As the feature size of transistor scales down, the static 
power consumption increases as shown in Fig.8 & Fig.9. If 
this increase in power consumption proceeds there is a 
possibility that it may exceed dynamic power consumption. 
As a solution to the above problem sleepy keeper approach is 
used which results in low static power consumption. 
 
Fig.8. Static Power of NAND gate (1.25m) 
 
Fig. 9. Static Power of NAND gate (65nm & 45nm) 
There is less dynamic power dissipation in sleepy keeper 
approach when compared with other approaches as shown in 
Fig.10 & Fig.11. It is also seen from these figures that as the 
feature size of transistor scales down, the dynamic power 
dissipation also decreases. 
 
Fig. 10.  Dynamic Power of NAND gate (1.25m) 
 
 
Fig.11. Dynamic Power of NAND gate (65nm & 45nm) 
As the technology scales down, the supply voltage given to 
the circuit reduces. Hence the propagation delay increases 
with this reduction in the power supply voltage as shown in 
Fig.12. 
 
Fig.12. Propagation Delay of NAND gate 
 
V. CONCLUSIONS 
Scaling down of the CMOS technology feature size and 
threshold voltage for achieving high performance has resulted 
in increase of leakage power dissipation.  
This paper emphasis on reducing leakage power in VLSI 
design using an efficient methodology “Sleepy Keeper 
Approach”. In case of sleepy keeper approach, static power, 
dynamic power dissipation and power delay product is less 
when compared with all the other approaches. 
It is seen that the delay and the static power is found to 
increase as the technology scales down. Hence, as a solution 
sleepy keeper approach is used and this approach reduces 
delay and static power considerably. 
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